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Complete Abstract: 
We have proposed a new architecture called Axon that meets the challenges of delivering high 
performance network bandwidth directly to applications. Its pipelines network interface must perform 
critical per packet processing in hardware a packets flow through the pipeline, without imposing any 
store-and-forward buffering of packets. This requires the design of error and flow control mechanisms to 
be simple enough for implementation in the network interface hardware, while providing functionality 
required by applications. This paper describes the implementation of the Axon host-network interface, 
and in particular the hardware design of the critical per packet processing with emphasis on error and 
flow control. An extensive simulation model of the network interface hardware has been used to 
determine the feasibility and performance of hardware implementation of these functions. 















